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Abstract
The NASA Lewis Research Center in Cleveland, Ohio, has
developed the electronics for a free-space, direct-detection
laser communications system demonstration. Under the High°
Speed Laser Integrated Terminal Electronics (Hi-LITE) Project,
NASA Lewis has built a prototype full-duplex, dual-channel
electronics transmitter and receiver operating at 325
megabits per second (Mbps) per channel and using quaternary
pulse-position modulation (QPPM). This paper describes the
integration and testing of the transmitter portion for future
application in free-space, direct-detection laser communica-
tions. A companion paper | reviews the receiver portion of the
prototype electronics. Minor modifications to the transmitter
were made since the initial report on the entire system, 2 and this
paper addresses them. The digital electronics are implemented
in gallium arsenide integrated circuits mounted on prototype
boards. The fabrication and implementation issues related to
these high-speed devices are discussed. The transmitter's test
results are documented, and its functionality is verified by
exercising all modes of operation. Various testing issues
pertaining to high-speed circuits are addressed. A description
of the transmitter electronics packaging concludes the paper.
I. Introduction
The High-Speed Laser Integrated Terminal Electronics (Hi-
LITE) Project at the NASA Lewis Research Center in Cleve-
land, Ohio, has undertaken the development of the communi-
cations electronics portion of a free-space, direct-detection
laser communications system. The transmitter outputs two
channels of quaternary pulse-position-modulated (QPPM) data
at 325 megabits per second (Mbps) per channel, requiring
QPPM symbol slot periods of 1.54 nanoseconds (nsec).
The package described in this paper is a prototype, to be
followed by a demonstration model. The prototype communi-
cations electronics (PCE) has been constructed at NASA
Lewis from discrete high-speed integrated circuits and analog
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components with SMA connectors on 20 individual circuit
boards housed in three chassis. The PCE transmitter chassis
contains five boards. The demonstration communications elec-
tronics (DCE), currently under development, will collapse the
10 boards of digital electronics into a single application-
specific integrated circuit (ASIC).
The PCE transmitter has been fully integrated and tested.
The functionality of the transmitter is briefly summarized here,
and its recent modifications are described in detail. The unique-
ness of the board fabrication process, issues related to integra-
tion of various boards, testing and debugging concepts, pack-
aging, and thermal stability concerns for high-speed circuits
are described for the transmitter electronics in the sections that
follow.
Section II briefly outlines the operation of the PCE transmit-
ter, noting modifications since the previous report. 2 Transmit-
ter board fabrication and simulation issues are discussed in
Section III. Section IV includes testing and debugging con-
cepts of the PCE transmitter and documents appropriate re-
sults. Packaging and thermal stability practices for high-speed
circuits are given in Section V. Finally, the Appendix presents
computer-aided design (CAD) schematics and interface con-
trol documents and includes a glossary.
II. PCE Transmitter Operation
Source Data Multiplexer/Channel Data Demultiplexer
Figure 1 shows the functional elements of the Hi-LITE PCE
transmitter, each of which is under computer control. The data
sources feed the digital data router, where they are processed
for output to the optical transmitter, whose output is the QPPM
dual-channel laser link. In an operational intersatellite link the
transmitted beams pass through optics and a telescope. For
laboratory testing of the transmitter the optical transmitter
outputs are connected to a bit-error-rate (BER) test set receiver
through the PCE receiver electronics. 1 The source data multi-
plexing allows the option of selecting dual 325-Mbps sources
https://ntrs.nasa.gov/search.jsp?R=19940019628 2020-06-16T16:45:43+00:00Z
: Telescope : "2
)ATA $OURCE_ : : OPTICAL :DIGITAL DATA ROUTER TRANSMITTER OPTICS
Figure 1.--Block diagramof HI-LITEdual-channelQPPM transmitter.
or single 650-Mbps source and their accompanying clocks.
The source data multiplexer accepts pseudorandom bit se-
quences (PRBS) and digitized nonreturn-to-zero (NRZ) video
data as its primary inputs and provides two serial 325-Mbps
signals to the demultiplexer. The demultiplexer converts these
signals into two 2-bit parallel signals per channel, for a total of
four 162.5-Mbps binary data streams. The parallel signals are
used to construct QPPM symbols for their respective channels.
Bit Interleaver/QPPM Encoders
The bit interleaver provides the options to route the four
162.5-Mbps binary data streams directly to the QPPM encod-
ers or to interleave them bit by bit. The purpose of interleaving
is to be able to infer the BER performance of the optical
channel that carries the video data from that of the channel that
carries the PRBS data. The PRBS data format lends itself to
BER measurement (unlike the video data format), and the
assumption is that the interleaved video data undergo the same
path degradations and interference. Each QPPM symbol en-
coder accepts the two 162.5-Mbps parallel data streams per
channel and converts them into a 325-Mbps QPPM encoded
data stream. The QPPM encoders finally pass two 325-Mbps
QPPM encoded data streams to the output translator, a feature
added to the PCE transmitter since the last report. 2
QPPM Output Translator
The purpose of the output translator is to create dc-coupled
and ac-coupled outputs, through different terminations, for
each 325-Mbps data stream. These outputs are used to drive
other electronics within the Hi-LITE system. Data streams
from both encoders are used to modulate the two lasers. A
computer-controlled signal disables either channel by trans-
mitting zeros in each of the four slots so that the laser power is
conserved. This helps distinguish whether the channel is
turned off intentionally or not.
A clock generation and distribution board, located in the
same chassis, provides precisely aligned clock signals at the bit
clock rate or submultiples to ensure synchronous operation.
III. Simulation and Fabrication
A Dazix digital CAD system (version 6.3) was used to
design and simulate the electronics circuitry. Once the logic
design of a high-speed circuit is finalized, simulation and
board layout becomes an iterative process. First, a logic simu-
lation is performed to verify circuit functionality. During
simulation of these 650-Mbps (1.54-nsec period) signals, a
delay of 50 picoseconds per centimeter (psec/cm) for the
microcoaxial interconnections must be considered.
Commercial four-layer prototype boards were used for fab-
rication, providing the option of mounting up to eight GaAs
chips per board, each in any of four orientations to optimize
interconnection routing. The iterative process of layout, simu-
Figure2.--Typical bottomof a GaAschip site depictingsurface-
mountcapacitors, resistors,and dc wldng.
lation, and testing is repeated until the designer is satisfied that
the hardware will be viable.
The resulting layout is transferred to a specific fabrication
document (see Appendix) to aid in assembly. The fabrication
of these prototype transmitter boards requires special attention
to signal terminations and decoupling power planes. A micro-
scope workstation is used because dimensions as small as
several thousandths of an inch are common in surface-mount
resistors, capacitors, and dc wiring (Fig. 2). A base socket with
gold foils that makes contact with the integrated-circuit (IC)
footprints on the board is installed at each chip site. The GaAs
IC with a predefined orientation is inserted into the base socket
and secured with a heat sink. SMA connectors for interboard
and chassis front panel signal routing and a power connector
are mounted on each board.
IV. Integration and Testing
The transmitter was integrated and tested in three phases.
During Phase I the source data multiplexer alone was tested,
and the results were documented. In Phase II the channel data
demultiplexer and the bit interleaver were added and tested for
validity. Last, in Phase III, QPPM encoders and QPPM output
translators were integrated, and their performance was veri-
fied.
Phase I
Commercial equipment consisting of a BER test data gen-
erator and a video camera or a video cassette recorder (VCR)
was used as dual 325-Mbps sources, and a test data source from
in-house-built special test equipment was used as a single 650-
Mbps source. All data sources and their accompanying clocks
were fed into the source data multiplexer. The operation of the
source data multiplexer was verified by simply changing the
mode select line while observing the signals on a sampling
oscilloscope. Figures 3 and 4 show representative signals
expected for dual 325-Mbps sources and a single 650-Mbps
source, respectively, where T b and T s are bit and slot time
durations, respectively. For the dual 325-Mbps source mode,
Channel A (carrying the 325-Mbps PRBS) and Channel B
(carrying the 325-Mbps real-time video data) were passed
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Figure 4.--Timing diagram for single 650-Mbps source mode.
directly through the source data multiplexer to the channel data
demultiplexer. There, alternate bits of each channel were split,
forming four channels at 162.5 Mbps each. In the single 650-
Mbps source mode alternate bits of the PRBS were first split
into two 325-Mbps channels prior to passing to the channel
data demultiplexer as before. As with any high-speed electron-
ics system minor length adjustments for the microcoaxial
interconnects were necessary to optimize timing. Moreover, in
order to observe GaAs level signals on the oscilloscope, a
signal termination of 50 f_ to ground was required. In order to
achieve this, a signal termination board was built and included
in the transmit chassis.
Phase II
In Phase II the four 162.5-Mbps signals from the channel
data demultiplexer (using both modes described in Phase I)
were fed to the bit interleaver and tested under two additional
modes, straight or interleaved, using different PRBS patterns.
Direct routing is depicted in Fig. 3, which shows each 162.5-
Mbps 2-bit pair passing directly to the QPPM encoders. Figure
5 shows the interleaving option. The bit-by-bit interleaving of
both channels was accomplished by exchanging the least
significant bits only (i.e., bit 2 of Channel A was exchanged
with bit 2 of Channel B). The final two 2-bit pairs were passed
to the QPPM encoders for QPPM symbol creation. Test points
built into the design enabled observation of critical signals.
Phase III
Phase III added the QPPM symbol encoders and QPPM
translators. Initially, 16-bit and 32-bit binary data patterns
were input to the transmitter for a quick check of the QPPM
symbols on the sampling scope. Encoding of information bits
into QPPM symbols is described in a previous paper 2 and is
summarized in Fig. 6. QPPM encoded signals are shown for all
transmitter operating modes in Figs. 3 to 5. More robust testing
was then performed using PRBS patterns as long as 223-1,
along with the video data. On a commercial BER test set
receiver the bit-error rate observed was zero.
Testing Issues
Special attention to details and a well-thought-out test plan
were required for testing the high-speed circuits. The GaAs
IC' s used were electrostatic-sensitive devices; therefore ground-
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Figure7.--Top view of a typical prototypeboard.
ing straps for the operator and properly grounded electrostatic-
insensitive surfaces are recommended. Because GaAs IC' s are
also very sensitive to certain power levels and the order in
which they are applied, it is advisable to check them before
powering up a board. In order to observe high-speed signals, a
Tektronix P6156 probe (3.5-GHz bandwidth) was used, al-
though not without some difficulty because of the high density
of components and cables and the very small dimensions. A
much better method for observing signals is to predetermine
test points and bring them out in the design.
V. Packaging and Front Panel Layout
For ease of debugging the prototype electronics of the Hi-
LITE project, the boards are all mounted on slides, allowing
probe access. The prototype boards, as shown in Fig. 7, are 4
in. wide and 5 in. high. One edge has a power connector, and
the other three have SMA connectors for input/output and test
signals. Because the cooling fans are installed on the back
panel, the circuit boards are oriented perpendicular to it for free
airflow. The front panel is depicted in Fig. 8, and the chassis
layout is shown in Fig. 9. Inputs to the source data multiplexer
are on the left side of the panel. A reference signal (VBBre f =
- 1.2 V) is supplied in case the data source is single ended rather
than differential. In the middle of the panel the QPPM outputs
for both channels are available in either ac-coupled or dc-
coupled format. On the right is the input/output for the clock
generation and distribution board. Differential clock signals
such as 650 and 325 MHz are provided for the transmitter and
other Hi-LITE electronics.
The transmitter has been tested and integrated in the Hi-
LITE system. A future paper will describe the capabilities of
the automated test equipment and present system test results
for a wide range of operating parameters.
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VI. Appendix--Glossary, CAD Schematics, and
Interface Control Documents
Glossar_
ASIC
BER
DCE
CAD
PCE
GaAs
application-specific integrated circuit
bit error rate
demonstration communications electronics
computer-aided design
prototype communications electronics
gallium arsenide
Hi-LITE
IC
Mbps
NRZ
PRB
QPPM
STE
SMA
VCR
High-Speed Laser Integrated Terminal
Electronics
integrated circuit
megabits per second
nonreturn to zero
pseudorandom bit sequence
quaternary pulse-position modulation
special test equipment
subminiature amphenol
video cassette recorder
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